

Electronic Systems Summaries

advanced Operational Amplifiers and circuits,
advanced DAC and ADC converters

Franco Zappa



SOCIETÀ EDITRICE
CULAPIO


CONTENTS

- OpAmp STAGES
- Different Circuits for Modeling exercises
- DAC
- ADC and advanced ADC


OpAmp types

Summary

VOA




INA



$$G = 1 + \frac{2R_f}{R_g}$$


CFA



$$G_{CFA} = 1 + \frac{R_f}{R_g}$$

change this to change the gain


OTA



$$G_{OTA} = \frac{I_{out}}{V_{diff}} = G_m$$

$$G_m = \frac{I_{control}}{V_T} = \frac{I_{control}}{25mV}$$

NORTON




$$I_{out} = A_i (i_1 - i_2)$$

$$V_{out} = \frac{A_i}{1 + A_i} \left(V_1 \frac{R_f}{R_1} - V_2 \frac{R_f}{R_2} \right)$$

VOA

Negative feedback




$$G = 1 + \frac{R_2}{R_1}$$

$$\beta = \frac{R_1}{R_1 + R_2} = \frac{1}{1 + \frac{R_2}{R_1}} = \frac{1}{G}$$

- β related to the gain
- change the gain (R1 or R2 change)
- change β
- change the pole


$$GBWP = G \cdot \omega_p = \text{const}$$



- Cons: cannot have high gain and high BW
- different errors can be improved with other types of opAmp


- Pros: most common OpAmp
- versatile to build all kind of circuit

Internal Structure



INA

Scheme and pins




$$V_{out} = G_{INA} \cdot V_{diff} + V_{ref}$$

$$G_{INA} = 1 + \frac{2R_f}{R_g}$$

$$V_G = V_{cm} = V_1 \cdot \frac{10k}{10k+10k} + V_2 \cdot \frac{10k}{10k+10k} = \frac{1}{2} (V_{diff} + V_{cm})$$

- Pros: finite, accurate and reliable gain
- high input impedance extremely high (voltage reader)
- extremely low output impedance
- extremely high CMRR (Common Mode Rejection Ratio)

Structure




$$V_{out,diff} = V_{diff} + V_{cm} + R_f \frac{V_{diff}}{R_g} - V_{cm} + R_f \frac{V_{diff}}{R_g} = \left(\frac{V_{diff}}{R_g} \right) (R_f + R_g + R_f) = V_{diff} \left(1 + \frac{2R_f}{R_g} \right)$$

$$V_{out} = \left(V_1 - V_2 \right) \frac{R_2}{R_1} + V_{ref} = V_{out,diff} = V_{diff} \cdot G_{INA} + V_{ref}$$

CFA

Negative feedback




$$G = 1 + \frac{R_f}{R_0}$$

β & $R_f \leftarrow$ does NOT depend on R_G

\hookrightarrow change the gain (by changing R_f)

\hookrightarrow G-loop does NOT change

\hookrightarrow pole does NOT change



at high gains CFA \approx VOA
 \hookrightarrow G-BWP = const



Pros:

- G-BWP \neq const (for not so high gain)
- Can improve offset and SR (Darling configuration for the buffers)

Cons:


- Has still some errors that have to be compensated using proper circuits (offsets due to temperature, SR limitations due to component slow dynamics, need to use criss-cross config., current mirrors can be improved...)

Internal Architecture



OTA

Scheme



this can be used to improve linearity, so putting 2 diodes (from which current can be removed when we want linearization OFF) (higher gain)


Use the TRANSLINEAR PRINCIPLE

$$\prod_{j \in CW} i_j = \prod_{i \in CCW} i_i$$


loop

$$0 = V_{diff} = 10mV$$

Internal Architecture



OPERATING MODES - LINEARITY




When I_b is not used, the linearization is off and:

$$I_{out} = \frac{I_{control}}{kT/q} \cdot V_{in}$$

when $|V_{in}| < kT/q$

Transconductance amplifier



When I_b is set, the linearization is on and:

$$I_{out} = \frac{I_{control}}{I_d} \cdot I_{in}$$

when $|V_{in}| < I_d$


Current amplifier

Case 1: The stage is fully symmetric ($V_{diff} = 0$)

Case 2: ($V_{diff} \neq 0$)
 $V_{D+} + V_{BE+} = V_{D-} + V_{BE-}$
 \downarrow causes \downarrow causes
 $I_{C+} \quad I_{C-}$

NORTON

Negative feedback



$$I_1 = \frac{V_1}{R_1} \quad I_2 = \frac{V_2}{R_2} \quad I_0 = \frac{V_0}{R_0}$$

$$I_0 = A_i (I_1 - I_2) = A_i \left(\frac{V_1}{R_1} - \frac{V_2}{R_2} \right)$$


$$\hookrightarrow I_0 = (1 + A_i) \left(\frac{V_1}{R_1} - \frac{V_2}{R_2} \right)$$

$$V_0 = \frac{A_i}{1 + A_i} \left(V_1 \frac{R_f}{R_0} - V_2 \frac{R_f}{R_0} \right)$$

- Pros:
- It is able to read current inputs
 - all nodes have low impedance \rightarrow parasitic C don't influence the BW
 - very high BW (independent from closed-loop gain)

- Cons:
- Finite and usually small $A_i \rightarrow$ No ideal gain behaviour
 - Gain depends on external load

Internal Architecture



Common Mode

Differential \leftarrow the one we want to amplify

TRANSLINEAR PRINCIPLE

$$I_1 = I_2 = I_0 = I_{in} \frac{I_{out}}{I_{in}}$$

$$I_3 = I_4 = I_0 + I_{out} \frac{I_{out}}{I_{in}}$$

TRANSLINEAR PRINCIPLE


$$I_1 = I_4 = I_0 - I_{in} \frac{I_{out}}{I_{in}}$$

$$I_2 = I_3 = I_0 + I_{in} \frac{I_{out}}{I_{in}}$$

MODELING BLOCKS

CONVERTERS

Current-voltage converter





$$V_{out} = -R i_{in}$$

Voltage-current converter

INVERTING

NON-INVERTING




$$i_L = \frac{V_{in}}{R_1}$$

Use this

limit on output current

Voltage-current converter with load connected to ground



$$\frac{V_{in} - V^-}{R_1} = i = -\frac{V_{out} - V^-}{R_2} \quad (1)$$

$$i = i_3 + i_L = \frac{V^+}{R_3} + i_L = \frac{V_{out} - V^+}{R_4} \quad (2)$$

$$V^- = V^+ \text{ (negative feedback)}$$

$$V_{out} = \frac{V^-}{R_2} + \frac{V^-}{R_1} - \frac{V_{in}}{R_1} \quad (1)$$

$$V_{out} = R_2 \left(\frac{1}{R_1} + \frac{1}{R_2} \right) V^- - \frac{R_2}{R_1} V_{in}$$

$$(2) \quad i_L = \frac{V_{out} - V^+}{R_4} \left(\frac{1}{R_4} + \frac{1}{R_3} \right) = \frac{V_{out}}{R_4}$$

$$i_L = -\frac{V_{in}}{R_3}$$

$$i_L = \frac{R_2}{R_4} \left(\frac{1}{R_1} + \frac{1}{R_2} \right) \left(\frac{R_2}{R_2} V^- - \frac{R_2}{R_1} V_{in} \right) - \frac{R_2}{R_4 R_3} V^- = \frac{R_2}{R_4 R_3} V^- \left(\frac{R_2}{R_2} + \frac{R_2}{R_1} - 1 \right) - \frac{R_2^2}{R_4 R_3 R_1} V_{in}$$


$$i_L = \frac{R_2}{R_4 R_3} \left(\frac{R_2 + R_2}{R_2} - \frac{R_2}{R_1} \right) V^- - \frac{R_2^2}{R_4 R_3 R_1} V_{in} = \frac{R_2}{R_4 R_3} \left(\frac{2R_2}{R_2} - \frac{R_2}{R_1} \right) V^- - \frac{R_2^2}{R_4 R_3 R_1} V_{in}$$

$$i_L = \frac{R_2}{R_4 R_3} \left(2 - \frac{R_2}{R_1} \right) V^- - \frac{R_2^2}{R_4 R_3 R_1} V_{in}$$

if we choose $\frac{R_2}{R_1} = \frac{R_2}{R_3}$

$$\rightarrow R_2 R_3 = R_1 R_4$$

MOS-transconductance OpAmp



this stage acts like a perfect I driver


TRANSISTOR: MOSFET

let the transistor provide the (huge) current needed for the load

this stage acts like a perfect V reader

the OpAmp can provide no current but just a voltage, we'll have the current $\frac{V_{in}}{R}$ flowing through the transistor instead of directly the OpAmp

Ex.



supplied by the PS

$$R_{load} = 100 \Omega \rightarrow \Delta V_L = 100 \cdot 200 \text{ mA} = 20 \text{ V}$$


$$\frac{V_{in}}{R_1} = \frac{1}{5} = 200 \text{ mA} = I_D = \mu \cdot V_{od}^2$$

$$V_{od} = \sqrt{\frac{200 \text{ mA}}{10 \frac{\text{mA}}{\text{V}^2}}} = \sqrt{20} = 4.2 \text{ V}$$

$$V_{os} = \frac{V_T + V_{od}}{1.1} = \frac{1.1 + 4.2}{1.1} = 5.3 \text{ V} \Rightarrow V_{OpAmp} = V_{os} + V_{in} = 6.3 \text{ V}$$

$$g_m = \frac{1}{2kV_{od}}$$

Voltage reference




$$V_{out} = V_z \left(1 + \frac{R_2}{R_1} \right)$$

The input can change the load current I_L without changing the output voltage.

OPERATIONAL

Voltage and current adder



→ Computations:

$$i_1 + i_2 + i_3 = i$$

$$\frac{V_1}{R_1} + \frac{V_2}{R_2} + \frac{V_3}{R_3} = -\frac{V_o}{R}$$

• Voltage GAIN: $V_{out} = -\left(\frac{R}{R_1} V_1 + \frac{R}{R_2} V_2 + \dots + \frac{R}{R_n} V_n\right) = -R \sum_{i=0}^n \frac{V_i}{R_i}$


• Input Impedance: $Z_{in_i} = R_i$

• Output Impedance: $Z_{out} \approx 0$

↓ if $R=R_i$

$V_{out} = -(V_1 + V_2 + \dots + V_n)$
ADDER

Voltage subtractor



$V_{out1} = -\frac{R_2}{R_1} V_1$

$V_{out2} = \frac{R_4}{R_3 + R_4} \left(1 + \frac{R_2}{R_1}\right) V_2$

$V_{out} = -\frac{R_2}{R_1} V_1 + \frac{R_4}{R_3 + R_4} \left(1 + \frac{R_2}{R_1}\right) V_2$

• Differential GAIN:

$V_{out} = -\frac{R_2}{R_1} V_1 + \frac{R_4}{R_3} V_2 = -\frac{R_2}{R_1} (V_1 - V_2)$

$\left[\frac{R_2}{R_1} = \frac{R_4}{R_3}\right]$

↓ if $R_1=R_2=R_3$

$V_{out} = V_2 - V_1$

SUBTRACTOR

• Common mode GAIN: $V_{out} = 2 \cdot \frac{R_2}{R_1} V_{cm} \cdot \frac{R_4}{R_3}$


• Input Impedance: $R_{pos} = R_3 + R_4$

$R_{neg} = R_1$

• Output Impedance: $Z_{out} \approx 0$


put buffer at the inputs to solve this

IDEAL voltage integrator



Issues

• DC gain $\rightarrow \infty$ (when $f \rightarrow 0$ (-∞ in log-log))
↓
OpAmp will eventually saturate





• $A_v = \frac{V_{out}}{V_{in}} = -\frac{1}{s\tau}$

• pole at $s=0$


$i(t) = i_c(t) = C \frac{dV_c(t)}{dt}$

REAL Voltage integrator




• pole at: $f_p = \frac{1}{2\pi R_f C} = \frac{1}{2\pi R C}$

IDEAL Voltage Derivator



Issues

• HF gain $\rightarrow \infty$ (when $f \rightarrow \infty$)
↓
OpAmp will be too sensitive to HF noise



• $A_v = \frac{V_{out}}{V_{in}} = -s\tau$

• zero at $s=0$



$V_{out} = -V^* = -R i(t) = -RC \frac{dV_{in}(t)}{dt}$

TIME DOMAIN

$V_{out}(s) = -RC s V_{in}(s) = -s\tau V_{in}(s)$

FREQUENCY DOMAIN



REAL Voltage Derivator



• pole at: $f_p = \frac{1}{2\pi R_f C} = \frac{1}{2\pi R C}$

Exponential and Logarithmic CONVERTERS

LOG





↳ If we analyze the diode equation we know that in the forward region:

$I_D = I_s e^{\frac{V_d}{kT}}$

$V_{out} = -V_D = -\frac{kT}{q} \ln \frac{V_{in}}{R \cdot I_s} = -V_{TH} \cdot \ln \frac{V_{in}(t)}{R \cdot I_s}$

EXP




↳ If we analyze the diode equation we know that in the forward region:



$I_D = I_s e^{\frac{V_d}{kT}}$

$V_{out} = -V^* = -R I_D = -R I_s e^{\frac{V_{in}}{kT}}$

Voltage Multiplier




Square Root And Power 2 Converters




NON-LINEAR CIRCUITS


Super Diode (Precision Rectifier)





Peak detector




Half-wave rectifier



Full-wave rectifier



$$V_L = \left(-\frac{R_{f1}}{R_{f1}}\right) \left(-\frac{R_{f2}}{R_{f2}}\right) V_{in}$$



$$-\left(\frac{V^+}{R_{f1} + R_{f2}} + \frac{V^+}{R}\right) = \frac{V_{in}}{R_{f1}} \rightarrow V^+ \left(\frac{1}{R_{f1} + R_{f2}} + \frac{1}{R}\right) = -\frac{V_{in}}{R_{f1}} \rightarrow V^+ = -\frac{R}{R_{f1}} V_{in}$$


$$V_L = V^+ + \frac{V^+}{R} \cdot R_{f2} = -\frac{R}{R_{f1}} \left(1 + \frac{R_{f2}}{R}\right) V_{in} = -\frac{R}{R_{f1}} V_{in}$$

(R = R_{f1} = R_{f2} = R_{f2})



$$V_L = -\frac{R}{R_{f1}} V_{in}$$

COMPARATORS

Simple comparator




Inverting comparator with zener diodes



$$V_o = \pm (V_z + V_T) \quad \text{forward (diode symbol) reverse}$$


Output voltage limited comparator with feedback zener




$$i_f = i_i = \frac{V_{in} - V_R}{R_i}$$

• if $V_{in} > V_R \rightarrow$ forward bias $\rightarrow V_o = V_R - V_T$

• if $V_{in} < V_R \rightarrow$ reverse bias $\rightarrow V_o = V_R + V_z$



Level detector





$$i_f = i_1 + i_2 = \frac{V_{in}}{R_i} + \frac{V_o}{R_r}$$



FB = Forward Bias RB = Reverse Bias

• If $i_f > 0 \rightarrow V_{in} > -V_R \frac{R_i}{R_r} \rightarrow 1 = \text{FB}, 2 = \text{RB} \rightarrow V_o = -(V_z + V_T) = V_{ol}$

• if $i_f < 0 \rightarrow V_{in} < -V_R \frac{R_i}{R_r} \rightarrow 1 = \text{RB}, 2 = \text{FB} \rightarrow V_o = V_z + V_T = V_{oh}$





Zero crossing detector





- $V_{OL} = -(V_{zf} + V_{zf})$
- $V_{OH} = +(V_{zf} + V_{zf})$

Window comparator



Schmitt trigger

INVERTING



→ If $V_{in} < V_1 \rightarrow V_o = V_{OH}$

$$V_1 = V_{TH} = V_{OH} \frac{R_f}{R_f + R_i} + V_R \frac{R_f}{R_f + R_i}$$



→ If $V_{in} > V_2 \rightarrow V_o = V_{OL}$

$$V_2 = V_{TL} = V_{OL} \frac{R_f}{R_f + R_i} + V_R \frac{R_f}{R_f + R_i}$$

Superposition effect

$$V_1 = V_o \frac{R_r}{R_r + R_f} + V_R \frac{R_f}{R_r + R_f}$$

NON - INVERTING



→ If $V_{in} > V_1 \rightarrow V_o = V_{OH}$

till $V_1 = V_R \rightarrow$ then switches
↓
 $V_{in} = V_{TL}$

$$V_{TL} = \frac{R_f + R_i}{R_f} V_1 - \frac{R_r}{R_f} V_{OH}$$

→ If $V_{in} < V_2 \rightarrow V_o = V_{OL}$



$$V_{TH} = \frac{R_f + R_i}{R_f} V_2 - \frac{R_r}{R_f} V_{OL}$$

RESET


Reset/Restart circuits

ex. peak detector reset

Reset circuit: It's better to wait a little bit to allow the C_R capacitor to discharge before resetting with $V_{reset} = 0$






→ choose $T_{pulse\ reset} \approx \tau = C_R \cdot R_R$ in order to reset every T




Flip-Flop

D-Flip-Flop




DAC SUMMARY



Formula: $A_{out} = \frac{D_{in}}{2^n} V_{ref}$

Separate D/A → avoid A/D induced disturbance P.S.

Voltage - R DAC




Components: • 2^n Resistors → divide FS_R in 2^n voltage level

- 2^{n+2} MOS → allow to properly select the levels
- OpAmp

Pros: • easy scalability of all resistors
• MOS switching efficient and less expensive than A. MUX

Cons: • large # resistors and transistors → too much space
• I_B and I_{leak} cause non-lin.
 ↓ ↓
 OA MOS

Weighted-R DAC



$$V_{out} = V_{ref} \frac{R_f}{R} \left\{ \frac{D_{n-1}}{1} + \frac{D_{n-2}}{2} + \dots + \frac{D_0}{2^{n-1}} \right\} = V_{ref} \left\{ \frac{D_{n-1}}{2} + \frac{D_{n-2}}{2^2} + \dots + \frac{D_0}{2^n} \right\}$$


Components: • $>n$ resistors → voltage levels

- $2n$ p/n-MOS
- OpAmp

Pros: • simplest converter

Cons: • different R values + tolerances
• voltage drop on R_{on} , R_s
• variable current consumption
• large silicon area
• I_{bias} errors

Current Sinking DAC




Components: • $3n$ resistors → current divider

- $2n$ MOS → switches low levels
- OpAmp

Pros: • easy scalability of resistors
• easy drive of MOS switches → R_{on} creates a const. offset (can be compensated)

Cons: • bias currents errors

Serial Input DAC




Components: • only 2 capacitors → For store and sharing the bit values
 ↓ C1 ↓ C2

• 5 MOS → close/open to activate store/share logics

Pros: • extremely compact and easy

Cons: • individual bits are provided sequentially (serially) → SLOW

Multiplying DAC



Components: • $\sim 2n$ resistors → to provide \bar{I}_{out} , I_{out}
• n mirrors + n switches (current steerer)
• OpAmp → to vary V_{ref}

$$I_{out} = \frac{V_{ref}}{R_{ref}} \cdot \frac{D_{in}}{2^n}$$

(variable) (variable)


$$I_{out} + \bar{I}_{out} = I_{FS} = \frac{V_{ref}}{R_{ref}} \frac{255}{256}$$

Full Scale

Pros: • We can vary V_{ref} in addition to D_{in}

Pin numbers represent the PDIP package. The SOIC package pin numbers differ from that of the PDIP package.


Simple - slope ADC



- Components:**
- const. current source → charges capacitor → linear charge → ramp
 - Comparator → ramp vs. V_{in} comparison
 - Counter → counts only after reaching V_{in} → digital output
- Pros:**
- precision dependant on $\frac{dV}{dt} = \frac{I}{C}$ → I source, C components
 - many bit ($n > 16$)
- Cons:**
- offset of comparator → make ramp start from slightly < 0
 - slow (like staircase problems)
 - irregular sampling comb
 - too sensitive to toll of C, I source, CLK period → low conversion accuracy


better to use double ramp.

Dual-slope ADC




- Components:**
- integrating OpAmp → to obtain a ramp $\propto -V_{in}$
 - discharge → to obtain a ramp from V_{ref} (So const slope)
 - Counter → count CLK pulses for integrations phases
 - control logic → switches control / SoC / EoC
 - comparator → detect when the value stored across C is 0 again → $V_{ref} = V_{in}$
- Pros:**
- precision independent of R and C (their toll.)
 - both charge/discharge ramps with the same $\tau = RC$
 - Disturbance rejection at freq = int. multiples of integration period
 - (NHR) Normal Mode Rejection
- Cons:**
- High conversion time → twice the one of single-slope

Successive approximation (SAR)



- Components:**
- 1 DAC → to convert digital levels to analog level to compare with V_{in}
 - 1 comparator
 - 1 sequential SAR logic
- Pros:**
- precision depends on DAC
 - conversion requires only $n+1$ CLK pulses (instead of usual 2^n)
- Cons:**
- if too variable V_{in} → errors → put a S&H before ADC

Maximum input signal frequency:




With NO S&H at the input: $f_{in,max} \leq \frac{f_{clock}}{2\pi \cdot 2^n \cdot (n+1)}$

with S&H at the input: $f_{in,max} \leq \frac{f_{sampling}}{2} = \frac{f_{clock}}{2 \cdot (n+1)}$


Advanced OpAmps

Subranging ADC




- Components:**
- resistors → less for coarse conversion, create quantization levels, more for fine conv.
 - comparators → compare levels with V_{in}
 - encoders → (thermometric → binary)
- Pros:**
- less waste of resources
 - when far from V_{in} → COARSE: less resolution
 - when near V_{in} → FINE: more resolution (small range)

Interpolation Flash-ADC



- Components:**
- resistors → reference, interpolating → create levels from reference after comparison
 - differential comparators → differential output
 - latches with folded diff. logic circuit → sign of V_{out}
 - Encoders
- Pros:**
- use less comparators without losing levels
 - huge reduction of silicon area, power dissipation, input stray C
 - improved dynamic performances (settling time, speed...)

Folding Flash-ADC



- Components:**
- Flash ADC → for coarse conversion and partial fine conversion
 - Folding circuit → to allow fine conversion
 - estimates the quantization error over the input signal
- Pros:**
- folding reduces the comparator number by a folding factor F (number of preamps stays the same)
- Cons:**
- folding signals can suffer from distortion/non idealities on folding edges → use just zero-crossing

How are folds generated?

- Fold 1 → $V_{in} = +V_{ref}$
- Fold 2 → $V_{in} = -V_{ref} + V_{FS}/2$
- Fold 3 → $V_{in} = +V_{ref} - V_{FS}/2$
- Fold 4 → $V_{in} = -V_{ref} + V_{FS}$


Note: Sign change every other fold + reference shift

Logic circuit combines LSB and MSB results



Send the error subranges to fine conv. (after an ampl.)

Half-flash ADC

Residual (quantization error in case of just M bit)



Usually $M+L > N$ such overlap for correcting eventual conversion errors



Pros: • minimize area occupation and power consumption

Cons: • slow conversion time

Components: • low bit flash converters → for conversion stages

• DAC → convert first round of MSB to an A signal to feed then the Fine ADC (accuracy of at least N total ADC)

• Amplifiers → to amplify the residual coming from M bit coarse ADC quantization



We amplify the error (creating the ranges to quantize them with fine ADC)

• sum and correction logic → for correction use $M+L > N$

Overlapping bits correct any conversion errors

Total bit

Multistep ADC



Components: • same as previous flash solutions

↳ but not only made of 2 stages



↳ more stages in CASCADE

Pros: • less comparators → (low area occupation)

Cons: • conversion time \propto # stages → slow!

better to use pipelined

Pipelined ADC



storing the residuals

Components: • same of half flash/multistep stages

• + S&H → to put before every stage → we hold the residual value, so the stage can directly proceed with another conversion

parallel-pipelined processing

Pros: • fast conversion time



↳ w/ Half-flash/multistep improves of a factor equal to # m stages of pipeline

• low area occupation and power consumption

Cons: • compromises b/w speed and accuracy

↳ \uparrow conversion time \downarrow accuracy (noise increases stage after stage)

Time-interleaved ADC



Components: • ADCs → put in parallel

channels operate in sequence • S&H → put before every ADC

Pros: • # stages faster w/ single channel

↳ achieve conversion speed not possible with single converters

Cons: • different channel behaviour, non regularity of sampling intervals

due to systematic errors b/w channels

create spurious freq. components

Offsets: spurious tones at multiples of $f_s/4$

Gains: spurious tones at frequencies: $f_s/4, 3f_s/4, 5f_s/4, \dots$

Sampling time: spurious tones of intensity increasing with L